OPEA
/

Safetensors
qwen2_vl
4-bit precision
intel/auto-round
cicdatopea commited on
Commit
1e1482e
1 Parent(s): f5ff552

Update README.md

Browse files
Files changed (1) hide show
  1. README.md +2 -2
README.md CHANGED
@@ -5,7 +5,7 @@ datasets:
5
  ---
6
  ## Model Details
7
 
8
- This model is an int4 model with group_size 128 and symmetric quantization of [Qwen/Qwen2-VL-72B-Instruct](https://huggingface.co/Qwen/Qwen2-VL-72B-Instruct) generated by [intel/auto-round](https://github.com/intel/auto-round). Load the model with revision="" to use AutoGPTQ format.
9
 
10
  ## How To Use
11
 
@@ -27,7 +27,7 @@ model = Qwen2VLForConditionalGeneration.from_pretrained(
27
  quantized_model_path,
28
  torch_dtype="auto",
29
  device_map="auto",
30
- ##revision="" ##AutoGPTQ format
31
  )
32
  processor = AutoProcessor.from_pretrained(quantized_model_path)
33
  image_url = "https://qianwen-res.oss-cn-beijing.aliyuncs.com/Qwen-VL/assets/demo.jpeg"
 
5
  ---
6
  ## Model Details
7
 
8
+ This model is an int4 model with group_size 128 and symmetric quantization of [Qwen/Qwen2-VL-72B-Instruct](https://huggingface.co/Qwen/Qwen2-VL-72B-Instruct) generated by [intel/auto-round](https://github.com/intel/auto-round). Load the model with revision="e67cae7" to use AutoGPTQ format.
9
 
10
  ## How To Use
11
 
 
27
  quantized_model_path,
28
  torch_dtype="auto",
29
  device_map="auto",
30
+ ##revision="e67cae7" ##AutoGPTQ format
31
  )
32
  processor = AutoProcessor.from_pretrained(quantized_model_path)
33
  image_url = "https://qianwen-res.oss-cn-beijing.aliyuncs.com/Qwen-VL/assets/demo.jpeg"